Searched refs:CHL_INT0_MSK (Results 1 – 3 of 3) sorted by relevance
| /OK3568_Linux_fs/kernel/drivers/scsi/hisi_sas/ |
| H A D | hisi_sas_v1_hw.c | 178 #define CHL_INT0_MSK (PORT_BASE + 0x1bc) macro
1400 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK, 0x3ce3ee); in int_phyup_v1_hw()
1445 irq_mask_old = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT0_MSK); in int_abnormal_v1_hw()
1446 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK, 0x3fffff); in int_abnormal_v1_hw()
1481 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK, in int_abnormal_v1_hw()
1484 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT0_MSK, in int_abnormal_v1_hw()
1719 hisi_sas_phy_write32(hisi_hba, i, CHL_INT0_MSK, 0x3ce3ee); in interrupt_openall_v1_hw()
1724 hisi_sas_phy_write32(hisi_hba, i, CHL_INT0_MSK, in interrupt_openall_v1_hw()
|
| H A D | hisi_sas_v3_hw.c | 280 #define CHL_INT0_MSK (PORT_BASE + 0x1c0) macro
2797 HISI_SAS_DEBUGFS_REG(CHL_INT0_MSK),
|
| H A D | hisi_sas_v2_hw.c | 245 #define CHL_INT0_MSK (PORT_BASE + 0x1c0) macro
|