Home
last modified time | relevance | path

Searched hist:da1e00085282823ca5e645e815e27ee4bbe29924 (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_ddr.cda1e00085282823ca5e645e815e27ee4bbe29924 Fri Apr 18 07:07:08 UTC 2025 Jit Loon Lim <jit.loon.lim@altera.com> fix(intel): update initialization to prevent warnings message

This patch is used to solve TF-A build warning with build option
ENABLE_LTO=1

Change-Id: Id427e9d6f96e21fc132fb5af60e9499e1bbecea3
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>
/rk3399_ARM-atf/plat/intel/soc/agilex/
H A Dbl31_plat_setup.cda1e00085282823ca5e645e815e27ee4bbe29924 Fri Apr 18 07:07:08 UTC 2025 Jit Loon Lim <jit.loon.lim@altera.com> fix(intel): update initialization to prevent warnings message

This patch is used to solve TF-A build warning with build option
ENABLE_LTO=1

Change-Id: Id427e9d6f96e21fc132fb5af60e9499e1bbecea3
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_sip_svc.cda1e00085282823ca5e645e815e27ee4bbe29924 Fri Apr 18 07:07:08 UTC 2025 Jit Loon Lim <jit.loon.lim@altera.com> fix(intel): update initialization to prevent warnings message

This patch is used to solve TF-A build warning with build option
ENABLE_LTO=1

Change-Id: Id427e9d6f96e21fc132fb5af60e9499e1bbecea3
Signed-off-by: Jit Loon Lim <jit.loon.lim@altera.com>