Searched hist:c29c4146b9245568365160d97cc3c913cf4cc6be (Results 1 – 1 of 1) sorted by relevance
| /optee_os/core/arch/riscv/kernel/ | ||
| H A D | csr_detect.S | c29c4146b9245568365160d97cc3c913cf4cc6be Sun Aug 18 11:14:50 UTC 2024 Alvin Chang <alvinga@andestech.com> core: riscv: Fix initial value of a0 in "detect_csr" ASM macro |