Home
last modified time | relevance | path

Searched hist:c29c4146b9245568365160d97cc3c913cf4cc6be (Results 1 – 1 of 1) sorted by relevance

/optee_os/core/arch/riscv/kernel/
H A Dcsr_detect.Sc29c4146b9245568365160d97cc3c913cf4cc6be Sun Aug 18 11:14:50 UTC 2024 Alvin Chang <alvinga@andestech.com> core: riscv: Fix initial value of a0 in "detect_csr" ASM macro

To set initial value of the register a0 to 1, the assembly code should
be "li a0, 1" instead of "addi a0, a0, 1".

Signed-off-by: Alvin Chang <alvinga@andestech.com>
Reviewed-by: Yu-Chien Peter Lin <peterlin@andestech.com>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>