Home
last modified time | relevance | path

Searched hist:b7f3044e8725d9af997999547630892cf9e2f0ad (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_sip_svc.hb7f3044e8725d9af997999547630892cf9e2f0ad Thu Jun 18 08:21:29 UTC 2020 Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> feat(intel): enable SMC SoC FPGA bridges enable/disable

Enable SoC FPGA bridges enable/disable from non-secure world
through secure monitor calls

Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I4474abab9731923a61ff0e7eb2c2fa32048001cb
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_sip_svc.cb7f3044e8725d9af997999547630892cf9e2f0ad Thu Jun 18 08:21:29 UTC 2020 Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> feat(intel): enable SMC SoC FPGA bridges enable/disable

Enable SoC FPGA bridges enable/disable from non-secure world
through secure monitor calls

Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I4474abab9731923a61ff0e7eb2c2fa32048001cb
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>