Searched hist:b0301467bc25151e4c2180b1e1e5dee3bdad963e (Results 1 – 1 of 1) sorted by relevance
| /rk3399_ARM-atf/lib/cpus/aarch64/ |
| H A D | denver.S | b0301467bc25151e4c2180b1e1e5dee3bdad963e Thu Jan 11 01:03:22 UTC 2018 Varun Wadekar <vwadekar@nvidia.com> Workaround for CVE-2017-5715 on NVIDIA Denver CPUs
Flush the indirect branch predictor and RSB on entry to EL3 by issuing
a newly added instruction for Denver CPUs. Support for this operation
can be determined by comparing bits 19:16 of ID_AFR0_EL1 with 0b0001.
To achieve this without performing any branch instruction, a per-cpu
vbar is installed which executes the workaround and then branches off
to the corresponding vector entry in the main vector table. A side
effect of this change is that the main vbar is configured before any
reset handling. This is to allow the per-cpu reset function to override
the vbar setting.
Change-Id: Ief493cd85935bab3cfee0397e856db5101bc8011
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
|