Searched hist:a74f0c7cb505d3e2184bfd2ab42c3a6e45a1d54a (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-am33xx/ |
| H A D | ddr_defs.h | a74f0c7cb505d3e2184bfd2ab42c3a6e45a1d54a Mon Jul 30 18:49:47 UTC 2012 Tom Rini <trini@ti.com> am33xx: Correct and clean up ddr_regs struct
The ddr_regs struct was incorrectly offset after the dt0wiratio0 entry.
Correct this by documenting a missing register that will be used at some
point in the future (when write leveling is supported). Further, the
cmdNcs{force,delay} fields are undocumented and we have been setting
them to zero, remove. Next, setting of the
'DATAn_REG_PHY_USE_RANK0_DELAYS field belongs with the rest of the
ddr_data entries, so program it there. Finally, comment on how we are
configuring the DATA1 registers that correspond to the DATA0 (dt0)
registers defined in the struct.
Signed-off-by: Tom Rini <trini@ti.com>
|