Searched hist:"96 cd17f49d9a40ca3620b05d4e5cd09b8205f59a" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_ARM-atf/plat/xilinx/zynqmp/pm_service/ |
| H A D | pm_api_clock.c | 96cd17f49d9a40ca3620b05d4e5cd09b8205f59a Tue Sep 04 12:03:19 UTC 2018 Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> zynqmp: pm: Correct WDT clock database
WDT used by APU is FPD_WDT. FPD WDT clock is controlled by
FPD_SLCR.WDT_CLK_SEL register. Correct the same in WDT clock
database.
As per FPD_SLCR.WDT_CLK_SEL register, there can be only two
parents of WDT clock not three. Fix the same by correcting it's
parents in clock database.
Signed-off-by: Tejas Patel <tejas.patel@xilinx.com>
Signed-off-by: Siva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com>
Acked-by: Jolly Shah <jolly.shah@xilinx.com>
|