Home
last modified time | relevance | path

Searched hist:"8 e59778bec16fa318fcfcc6abba2a88113e5b052" (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dspl.c8e59778bec16fa318fcfcc6abba2a88113e5b052 Mon May 15 15:52:00 UTC 2017 York Sun <york.sun@nxp.com> armv8: layerscape: Enabling loading PPA during SPL stage

Loading PPA in SPL puts the rest of U-Boot (including RAM version
loaded later) in EL2 with MMU and cache enabled. Once PPA is loaded,
PSCI is available.

Signed-off-by: York Sun <york.sun@nxp.com>
H A DKconfig8e59778bec16fa318fcfcc6abba2a88113e5b052 Mon May 15 15:52:00 UTC 2017 York Sun <york.sun@nxp.com> armv8: layerscape: Enabling loading PPA during SPL stage

Loading PPA in SPL puts the rest of U-Boot (including RAM version
loaded later) in EL2 with MMU and cache enabled. Once PPA is loaded,
PSCI is available.

Signed-off-by: York Sun <york.sun@nxp.com>
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dconfig.h8e59778bec16fa318fcfcc6abba2a88113e5b052 Mon May 15 15:52:00 UTC 2017 York Sun <york.sun@nxp.com> armv8: layerscape: Enabling loading PPA during SPL stage

Loading PPA in SPL puts the rest of U-Boot (including RAM version
loaded later) in EL2 with MMU and cache enabled. Once PPA is loaded,
PSCI is available.

Signed-off-by: York Sun <york.sun@nxp.com>