Searched hist:"81 ad3b14b95e019eaa8d89d444680c14ede4d8ab" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_ARM-atf/plat/xilinx/zynqmp/ |
| H A D | platform.mk | 81ad3b14b95e019eaa8d89d444680c14ede4d8ab Fri Jul 14 11:02:19 UTC 2023 Prasad Kummari <prasad.kummari@amd.com> fix(zynqmp): resolve runtime error in TSP
TSP(bl32) requires secure interrupts to be handled at S-EL1.
Enable the ZynqMP to handle secure interrupts in S-EL1 by setting
GICV2_G0_FOR_EL3 to 0 in case of SPD=tspd build option.
For ZYNQMP_WDT_RESTART build option GICV2_G0_FOR_EL3 needs to be
enabled and thus for ZynqMP GICV2_G0_FOR_EL3 is set to 1 by default.
On GICv2, when GICV2_G0_FOR_EL3 is set to 1, Group 0 interrupts
target EL3. This allows GICv2 platforms to enable features requiring
EL3 interrupt type.
This also means that all GICv2 Group 0 interrupts are delivered
to EL3, and the Secure Payload interrupts needs to be synchronously
handed over to Secure EL1 for handling.
Change-Id: I7eb72c6588ab41730a74ece261050840646de037
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com>
|