Home
last modified time | relevance | path

Searched hist:"723 dee539d98d1c9b3627c256507ed68ae471ea0" (Results 1 – 3 of 3) sorted by relevance

/rkbin/doc/release/
H A DRK3588_CN.md723dee539d98d1c9b3627c256507ed68ae471ea0 Mon Apr 29 07:55:11 UTC 2024 XiaoDong Huang <derrick.huang@rock-chips.com> rk3588: bl31: update version to v1.46

Build from ATF commit:
588059758 plat: rk3588: config pmu_mcu intmux as non-secure
update feature:
588059758 plat: rk3588: config pmu_mcu intmux as non-secure
2f0e9fd65 plat: rk3588: support mcu config
38873aece plat: rk3588: dmc: avoid the change of dfi_init_complete single during DLL lock
080a1e1dc plat: rk3588: dmc: the ddr_mcu code is reused with rk3576
cafe351b4 rockchip: support non-24M counter
c167fc5fa plat: rockchip: add ddr_mcu code for rk3588 and rk3576
e6ca46bd1 plat: rockchip: rk3588: dmc: update dmc_umctl2_rk3588.h
524fc65d0 rockchip: scmi: clock: add common clock
4a2413d8d plat: rockchip: rk3588: dmc: fix derate issue with LPDDR5 of one rank
4a52a1f56 plat: rockchip: uart: set max timeout 5.6ms wait for uart busy
d45826ccf plat: rk3588: sleep: select dbclk_gpio0 to deepslow

Change-Id: I3ca5b31e161101ec6b4c7078e1143227ff239ad4
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>
H A DRK3588_EN.md723dee539d98d1c9b3627c256507ed68ae471ea0 Mon Apr 29 07:55:11 UTC 2024 XiaoDong Huang <derrick.huang@rock-chips.com> rk3588: bl31: update version to v1.46

Build from ATF commit:
588059758 plat: rk3588: config pmu_mcu intmux as non-secure
update feature:
588059758 plat: rk3588: config pmu_mcu intmux as non-secure
2f0e9fd65 plat: rk3588: support mcu config
38873aece plat: rk3588: dmc: avoid the change of dfi_init_complete single during DLL lock
080a1e1dc plat: rk3588: dmc: the ddr_mcu code is reused with rk3576
cafe351b4 rockchip: support non-24M counter
c167fc5fa plat: rockchip: add ddr_mcu code for rk3588 and rk3576
e6ca46bd1 plat: rockchip: rk3588: dmc: update dmc_umctl2_rk3588.h
524fc65d0 rockchip: scmi: clock: add common clock
4a2413d8d plat: rockchip: rk3588: dmc: fix derate issue with LPDDR5 of one rank
4a52a1f56 plat: rockchip: uart: set max timeout 5.6ms wait for uart busy
d45826ccf plat: rk3588: sleep: select dbclk_gpio0 to deepslow

Change-Id: I3ca5b31e161101ec6b4c7078e1143227ff239ad4
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>
/rkbin/RKTRUST/
H A DRK3588TRUST.ini723dee539d98d1c9b3627c256507ed68ae471ea0 Mon Apr 29 07:55:11 UTC 2024 XiaoDong Huang <derrick.huang@rock-chips.com> rk3588: bl31: update version to v1.46

Build from ATF commit:
588059758 plat: rk3588: config pmu_mcu intmux as non-secure
update feature:
588059758 plat: rk3588: config pmu_mcu intmux as non-secure
2f0e9fd65 plat: rk3588: support mcu config
38873aece plat: rk3588: dmc: avoid the change of dfi_init_complete single during DLL lock
080a1e1dc plat: rk3588: dmc: the ddr_mcu code is reused with rk3576
cafe351b4 rockchip: support non-24M counter
c167fc5fa plat: rockchip: add ddr_mcu code for rk3588 and rk3576
e6ca46bd1 plat: rockchip: rk3588: dmc: update dmc_umctl2_rk3588.h
524fc65d0 rockchip: scmi: clock: add common clock
4a2413d8d plat: rockchip: rk3588: dmc: fix derate issue with LPDDR5 of one rank
4a52a1f56 plat: rockchip: uart: set max timeout 5.6ms wait for uart busy
d45826ccf plat: rk3588: sleep: select dbclk_gpio0 to deepslow

Change-Id: I3ca5b31e161101ec6b4c7078e1143227ff239ad4
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>