Home
last modified time | relevance | path

Searched hist:"643 a058234b1e3e14e68607d0900320e7aeded6b" (Results 1 – 1 of 1) sorted by relevance

/optee_os/core/arch/riscv/include/
H A Driscv_macros.S643a058234b1e3e14e68607d0900320e7aeded6b Mon Dec 19 09:31:37 UTC 2022 Marouene Boubakri <marouene.boubakri@nxp.com> core: riscv: riscv_macros.S: add load_xregs and save_xregs macros

Introduce helper macros to load/store a range registers from/to a base
register at a given offset. It uses LDR and STR macros defined in riscv.h
for respectively RV32 and RV64. Offsets are shifted by RISCV_XLEN_BYTES.

Signed-off-by: Marouene Boubakri <marouene.boubakri@nxp.com>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>