Home
last modified time | relevance | path

Searched hist:"60 bd0df018f5f1b6baa41d782b3b9b7065f04b68" (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/drivers/ddr/altera/
H A Dsdram.c60bd0df018f5f1b6baa41d782b3b9b7065f04b68 Sat Aug 01 17:45:24 UTC 2015 Marek Vasut <marex@denx.de> ddr: altera: sdram: Clean up set_sdr_dram_timing*()

Get rid of the constant clrsetbits_le32(), instead prepare the whole
content of the register once and write it at the end of the function.
Merge set_sdr_dram_timing{1,2,3,4,lowpwr}() into single function
set_sdr_dram_timing() , since there's no point in keeping all this
stuff separate anymore.

Signed-off-by: Marek Vasut <marex@denx.de>