Home
last modified time | relevance | path

Searched full:sclk_i2s1 (Results 1 – 25 of 40) sorted by relevance

12

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/
H A Drockchip,rk3228-codec.txt18 clocks = <&cru SCLK_I2S_OUT>, <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
H A Drockchip,rk3328-codec.yaml65 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Ds3c2443.h33 #define SCLK_I2S1 19 macro
H A Dexynos7-clk.h117 #define SCLK_I2S1 25 macro
H A Drk3188-cru-common.h32 #define SCLK_I2S1 76 macro
H A Drk3228-cru.h28 #define SCLK_I2S1 81 macro
H A Drk3128-cru.h29 #define SCLK_I2S1 81 macro
H A Drv1108-cru.h26 #define SCLK_I2S1 76 macro
H A Drk3328-cru.h31 #define SCLK_I2S1 42 macro
H A Dpx30-cru.h22 #define SCLK_I2S1 20 macro
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/
H A Dexynos7-clock.txt87 - sclk_i2s1
/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Dexynos7420-clk.h120 #define SCLK_I2S1 25 macro
H A Drk3188-cru-common.h33 #define SCLK_I2S1 76 macro
H A Drk3228-cru.h28 #define SCLK_I2S1 81 macro
H A Drk3128-cru.h29 #define SCLK_I2S1 81 macro
H A Drv1108-cru.h26 #define SCLK_I2S1 76 macro
H A Drk3328-cru.h31 #define SCLK_I2S1 42 macro
H A Dpx30-cru.h35 #define SCLK_I2S1 20 macro
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_px30.c434 case SCLK_I2S1: in px30_i2s_get_clk()
465 case SCLK_I2S1: in px30_i2s_set_clk()
496 return px30_i2s_get_clk(priv, SCLK_I2S1); in px30_i2s1_mclk_get_clk()
508 px30_i2s_set_clk(priv, SCLK_I2S1, hz); in px30_i2s1_mclk_set_clk()
1333 case SCLK_I2S1: in px30_clk_get_rate()
1419 case SCLK_I2S1: in px30_clk_set_rate()
/OK3568_Linux_fs/kernel/drivers/clk/samsung/
H A Dclk-s3c2443.c294 GATE(SCLK_I2S1, "sclk_i2s1", "div_i2s1", SCLKCON, 5, 0, 0),
H A Dclk-exynos7.c347 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "dout_sclk_i2s1",
794 GATE(SCLK_I2S1, "sclk_i2s1_user", "sclk_i2s1",
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/
H A Dclk-rk3128.c369 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
H A Dclk-rk3228.c435 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
H A Dclk-rv1108.c522 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
H A Dclk-rk3188.c553 MUX(SCLK_I2S1, "sclk_i2s1", mux_sclk_i2s1_p, 0,

12