Home
last modified time | relevance | path

Searched +full:16 +full:- +full:17 (Results 1 – 25 of 1237) sorted by relevance

12345678910>>...50

/OK3568_Linux_fs/buildroot/board/forlinx/ok3568/fs-overlay/usr/lib/firmware/nxp/
H A Dtxpwrlimit_cfg_8987.conf5 Action:2=0 # 0 - GET
6 SubBand:2=0x00 # 0x00 2G subband (2.4G: channel 1-14)
15 # 5G: channel 7,8,11,12,16,34)
21 Action:2=0 # 0 - GET
22 SubBand:2=0x10 # 0x00 2G subband (2.4G: channel 1-14)
31 # 5G: channel 7,8,11,12,16,34)
37 Action:2=0 # 0 - GET
38 SubBand:2=0x11 # 0x00 2G subband (2.4G: channel 1-14)
47 # 5G: channel 7,8,11,12,16,34)
53 Action:2=0 # 0 - GET
[all …]
/OK3568_Linux_fs/kernel/arch/arm/include/asm/hardware/
H A Dentry-macro-iomd.S2 * arch/arm/include/asm/hardware/entry-macro-iomd.S
4 * Low-level IRQ helper macros for IOC/IOMD based platforms
62 irq_prio_d: .byte 0,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
63 .byte 20,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
64 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
65 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
66 .byte 22,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
67 .byte 22,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
68 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
69 .byte 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16
[all …]
/OK3568_Linux_fs/kernel/arch/alpha/lib/
H A Dev6-copy_page.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-copy_page.S
13 -----------------------------
28 9 cycles but I was not able to get it to run that fast -- the initial
34 -------------------------------------
45 --------------------------------------
51 forced me to add another cycle to the inner-most kernel - up to 11
68 /* Prefetch 5 read cachelines; write-hint 10 cache lines. */
69 wh64 ($16)
70 ldl $31,0($17)
[all …]
H A Dev6-memcpy.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-memcpy.S
4 * 21264 version by Rick Gorton <rick.gorton@alpha-processor.com>
8 * - memory accessed as aligned quadwords only
9 * - uses bcmpge to compare 8 bytes in parallel
14 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
16 * E - either cluster
17 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
18 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
21 * $1,$2, - scratch
[all …]
H A Dev6-memset.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-memset.S
8 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com>
13 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
15 * E - either cluster
16 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
17 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
48 * undertake a major re-write to interleave the constant materialization
49 * with other parts of the fall-through code. This is important, even
53 and $17,255,$1 # E : 00000000000000ch
[all …]
H A Dcopy_user.S1 /* SPDX-License-Identifier: GPL-2.0 */
9 * Notably, we have to make sure that $0 is always up-to-date and
21 .long 99b - .; \
22 lda $31, $exitin-99b($31); \
28 .long 99b - .; \
29 lda $31, $exitout-99b($31); \
39 and $16,7,$3
45 EXI( ldq_u $1,0($17) )
46 EXO( ldq_u $2,0($16) )
47 extbl $1,$17,$1
[all …]
H A Dev6-copy_user.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * arch/alpha/lib/ev6-copy_user.S
5 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com>
11 * Notably, we have to make sure that $0 is always up-to-date and
19 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html
21 * E - either cluster
22 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1
23 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1
31 .long 99b - .; \
32 lda $31, $exitin-99b($31); \
[all …]
H A Dmemset.S1 /* SPDX-License-Identifier: GPL-2.0 */
10 * This routine is "moral-ware": you are free to use it any way you wish, and
33 and $17,255,$1 /* E1 */
34 insbl $17,1,$17 /* .. E0 */
35 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
36 sll $17,16,$1 /* E1 (p-c latency, next cycle) */
38 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
39 sll $17,32,$1 /* E1 (p-c latency, next cycle) */
40 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
45 addq $18,$16,$6 /* E0 */
[all …]
H A Dcopy_page.S1 /* SPDX-License-Identifier: GPL-2.0 */
20 1: ldq $0,0($17)
21 ldq $1,8($17)
22 ldq $2,16($17)
23 ldq $3,24($17)
25 ldq $4,32($17)
26 ldq $5,40($17)
27 ldq $6,48($17)
28 ldq $7,56($17)
30 stq $0,0($16)
[all …]
H A Dmemchr.S17 write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
18 Boston, MA 02111-1307, USA. */
22 - memory accessed as aligned quadwords only
23 - uses cmpbge to compare 8 bytes in parallel
24 - does binary search to find 0 byte in last
31 - only minimum number of quadwords may be accessed
32 - the third argument is an unsigned long
44 # Hack -- if someone passes in (size_t)-1, hoping to just
47 # that we will never have a 56-bit address space, cropping
49 zap $18, 0x80, $5 #-e0 :
[all …]
/OK3568_Linux_fs/kernel/drivers/pinctrl/stm32/
H A Dpinctrl-stm32f429.c1 // SPDX-License-Identifier: GPL-2.0
11 #include "pinctrl-stm32.h"
23 STM32_FUNCTION(16, "EVENTOUT"),
24 STM32_FUNCTION(17, "ANALOG")
34 STM32_FUNCTION(16, "EVENTOUT"),
35 STM32_FUNCTION(17, "ANALOG")
45 STM32_FUNCTION(16, "EVENTOUT"),
46 STM32_FUNCTION(17, "ANALOG")
58 STM32_FUNCTION(16, "EVENTOUT"),
59 STM32_FUNCTION(17, "ANALOG")
[all …]
H A Dpinctrl-stm32f746.c1 // SPDX-License-Identifier: GPL-2.0
11 #include "pinctrl-stm32.h"
24 STM32_FUNCTION(16, "EVENTOUT"),
25 STM32_FUNCTION(17, "ANALOG")
38 STM32_FUNCTION(16, "EVENTOUT"),
39 STM32_FUNCTION(17, "ANALOG")
51 STM32_FUNCTION(16, "EVENTOUT"),
52 STM32_FUNCTION(17, "ANALOG")
64 STM32_FUNCTION(16, "EVENTOUT"),
65 STM32_FUNCTION(17, "ANALOG")
[all …]
H A Dpinctrl-stm32f469.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "pinctrl-stm32.h"
22 STM32_FUNCTION(16, "EVENTOUT"),
23 STM32_FUNCTION(17, "ANALOG")
35 STM32_FUNCTION(16, "EVENTOUT"),
36 STM32_FUNCTION(17, "ANALOG")
47 STM32_FUNCTION(16, "EVENTOUT"),
48 STM32_FUNCTION(17, "ANALOG")
61 STM32_FUNCTION(16, "EVENTOUT"),
62 STM32_FUNCTION(17, "ANALOG")
[all …]
H A Dpinctrl-stm32f769.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "pinctrl-stm32.h"
23 STM32_FUNCTION(16, "EVENTOUT"),
24 STM32_FUNCTION(17, "ANALOG")
37 STM32_FUNCTION(16, "EVENTOUT"),
38 STM32_FUNCTION(17, "ANALOG")
51 STM32_FUNCTION(16, "EVENTOUT"),
52 STM32_FUNCTION(17, "ANALOG")
65 STM32_FUNCTION(16, "EVENTOUT"),
66 STM32_FUNCTION(17, "ANALOG")
[all …]
H A Dpinctrl-stm32h743.c1 // SPDX-License-Identifier: GPL-2.0
10 #include "pinctrl-stm32.h"
25 STM32_FUNCTION(16, "EVENTOUT"),
26 STM32_FUNCTION(17, "ANALOG")
41 STM32_FUNCTION(16, "EVENTOUT"),
42 STM32_FUNCTION(17, "ANALOG")
56 STM32_FUNCTION(16, "EVENTOUT"),
57 STM32_FUNCTION(17, "ANALOG")
71 STM32_FUNCTION(16, "EVENTOUT"),
72 STM32_FUNCTION(17, "ANALOG")
[all …]
H A Dpinctrl-stm32mp157.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
10 #include "pinctrl-stm32.h"
26 STM32_FUNCTION(16, "EVENTOUT"),
27 STM32_FUNCTION(17, "ANALOG")
44 STM32_FUNCTION(16, "EVENTOUT"),
45 STM32_FUNCTION(17, "ANALOG")
61 STM32_FUNCTION(16, "EVENTOUT"),
62 STM32_FUNCTION(17, "ANALOG")
76 STM32_FUNCTION(16, "EVENTOUT"),
[all …]
/OK3568_Linux_fs/kernel/arch/alpha/include/asm/
H A Dxor.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * include/asm-alpha/xor.h
5 * Optimized RAID-5 checksumming functions for alpha EV5 and EV6
33 srl $16, 6, $16 \n\
36 ldq $0,0($17) \n\
38 ldq $2,8($17) \n\
41 ldq $4,16($17) \n\
42 ldq $5,16($18) \n\
43 ldq $6,24($17) \n\
46 ldq $19,32($17) \n\
[all …]
/OK3568_Linux_fs/buildroot/dl/qt5location/git/src/3rdparty/mapbox-gl-native/src/mbgl/geometry/
H A Ddebug_font_data.hpp6 const int8_t simplex_1[] = { 5, 21, 5, 7, -1, -1, 5, 2, 4, 1, 5, 0, 6, 1, 5, 2 };
7 const int8_t simplex_2[] = { 4, 21, 4, 14, -1, -1, 12, 21, 12, 14 };
8 const int8_t simplex_3[] = { 11, 25, 4, -7, -1, -1, 17, 25, 10, -7, -1, -1, 4, 12, 18, 12, -1, -1, …
9 …5, 8, -4, -1, -1, 12, 25, 12, -4, -1, -1, 17, 18, 15, 20, 12, 21, 8, 21, 5, 20, 3, 18, 3, 16, 4, 1…
10 …-1, -1, 8, 21, 10, 19, 10, 17, 9, 15, 7, 14, 5, 14, 3, 16, 3, 18, 4, 20, 6, 21, 8, 21, 10, 20, 13,…
11 …17, 6, 15, 3, 13, 1, 11, 0, 7, 0, 5, 1, 4, 2, 3, 4, 3, 6, 4, 8, 5, 9, 12, 13, 13, 14, 14, 16, 14, …
12 const int8_t simplex_7[] = { 5, 19, 4, 20, 5, 21, 6, 20, 6, 18, 5, 16, 4, 15 };
13 const int8_t simplex_8[] = { 11, 25, 9, 23, 7, 20, 5, 16, 4, 11, 4, 7, 5, 2, 7, -2, 9, -5, 11, -7 };
14 const int8_t simplex_9[] = { 3, 25, 5, 23, 7, 20, 9, 16, 10, 11, 10, 7, 9, 2, 7, -2, 5, -5, 3, -7 };
15 const int8_t simplex_10[] = { 8, 21, 8, 9, -1, -1, 3, 18, 13, 12, -1, -1, 13, 18, 3, 12 };
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/crypto/
H A Dsha512-ce-core.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * sha512-ce-core.S - core SHA-384/SHA-512 transform using v8 Crypto Extensions
15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
21 .inst 0xce608000 | .L\rd | (.L\rn << 5) | (.L\rm << 16)
25 .inst 0xce608400 | .L\rd | (.L\rn << 5) | (.L\rm << 16)
33 .inst 0xce608800 | .L\rd | (.L\rn << 5) | (.L\rm << 16)
37 * The SHA-512 round constants
85 ld1 {v\rc1\().2d}, [x4], #16
88 ext v6.16b, v\i2\().16b, v\i3\().16b, #8
89 ext v5.16b, v5.16b, v5.16b, #8
[all …]
H A Dsha2-ce-core.S1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * sha2-ce-core.S - core SHA-224/SHA-256 transform using v8 Crypto Extensions
12 .arch armv8-a+crypto
30 mov dg2v.16b, dg0v.16b
51 * The SHA-256 round constants
81 ld1 { v0.4s- v3.4s}, [x8], #64
82 ld1 { v4.4s- v7.4s}, [x8], #64
83 ld1 { v8.4s-v11.4s}, [x8], #64
84 ld1 {v12.4s-v15.4s}, [x8]
94 0: ld1 {v16.4s-v19.4s}, [x1], #64
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/drm/
H A Dsamsung_mipi_dcphy.c1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2008-2018 Fuzhou Rockchip Electronics Co., Ltd
5 * Author: Guochun Huang <hero.huang@rock-chips.com>
14 #include <asm/arch-rockchip/clock.h>
32 #define HIWORD_UPDATE(v, h, l) (((v) << (l)) | (GENMASK((h), (l)) << 16))
378 {4800, 23, 86, 22, 21, 22, 41, 20, 17, 32, 27},
379 {4790, 23, 86, 22, 21, 22, 41, 20, 17, 32, 27},
380 {4780, 23, 85, 22, 21, 22, 41, 20, 17, 32, 27},
381 {4770, 23, 85, 22, 21, 22, 41, 20, 17, 32, 27},
382 {4760, 23, 85, 22, 20, 22, 40, 20, 17, 32, 27},
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv8/
H A Dsha256_ce_core.S1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * sha256-ce-core.S - core SHA-256 transform using v8 Crypto Extensions
15 .arch armv8-a+crypto
33 mov dg2v.16b, dg0v.16b
54 * The SHA-256 round constants
82 ld1 { v0.4s- v3.4s}, [x8], #64
83 ld1 { v4.4s- v7.4s}, [x8], #64
84 ld1 { v8.4s-v11.4s}, [x8], #64
85 ld1 {v12.4s-v15.4s}, [x8]
91 0: ld1 {v16.4s-v19.4s}, [x1], #64
[all …]
/OK3568_Linux_fs/kernel/drivers/phy/rockchip/
H A Dphy-rockchip-samsung-dcphy.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Guochun Huang <hero.huang@rock-chips.com>
19 #include <media/v4l2-ctrls.h>
20 #include <media/v4l2-fwnode.h>
21 #include <media/v4l2-subdev.h>
22 #include <media/v4l2-device.h>
23 #include "phy-rockchip-csi2-dphy-common.h"
24 #include "phy-rockchip-samsung-dcphy.h"
27 #define HIWORD_UPDATE(v, h, l) (((v) << (l)) | (GENMASK((h), (l)) << 16))
415 {4800, 23, 86, 22, 21, 22, 41, 20, 17, 32, 27},
[all …]
/OK3568_Linux_fs/kernel/include/dt-bindings/memory/
H A Dmt8192-larb-port.h1 /* SPDX-License-Identifier: GPL-2.0-only */
11 #include <dt-bindings/memory/mtk-memory-port.h>
14 * MM IOMMU supports 16GB dma address.
18 * modules dma-address-region larbs-ports
21 * cam/mdp 8G ~ 12G larb2/9/11/13/14/16/17/18/19/20
135 #define M4U_PORT_L11_IMG_WPE_RDMA0 MTK_M4U_ID(11, 16)
136 #define M4U_PORT_L11_IMG_WPE_WDMA MTK_M4U_ID(11, 17)
173 #define M4U_PORT_L16_CAM_IMGO_R1_A MTK_M4U_ID(16, 0)
174 #define M4U_PORT_L16_CAM_RRZO_R1_A MTK_M4U_ID(16, 1)
175 #define M4U_PORT_L16_CAM_CQI_R1_A MTK_M4U_ID(16, 2)
[all …]
/OK3568_Linux_fs/u-boot/drivers/video/tegra124/
H A Dsor.h2 * Copyright (c) 2011-2013, NVIDIA Corporation.
4 * SPDX-License-Identifier: GPL-2.0
29 #define STATE1_ASY_PIXELDEPTH_SHIFT 17
30 #define STATE1_ASY_PIXELDEPTH_DEFAULT_MASK (0xf << 17)
31 #define STATE1_ASY_PIXELDEPTH_BPP_16_422 (1 << 17)
32 #define STATE1_ASY_PIXELDEPTH_BPP_18_444 (2 << 17)
33 #define STATE1_ASY_PIXELDEPTH_BPP_20_422 (3 << 17)
34 #define STATE1_ASY_PIXELDEPTH_BPP_24_422 (4 << 17)
35 #define STATE1_ASY_PIXELDEPTH_BPP_24_444 (5 << 17)
36 #define STATE1_ASY_PIXELDEPTH_BPP_30_444 (6 << 17)
[all …]

12345678910>>...50