Home
last modified time | relevance | path

Searched +full:0 +full:x1c00 (Results 1 – 25 of 445) sorted by relevance

12345678910>>...18

/OK3568_Linux_fs/u-boot/board/cssi/MCR3000/
H A Dnand.c14 #define BIT_CLE ((unsigned short)0x0800)
15 #define BIT_ALE ((unsigned short)0x0400)
16 #define BIT_NCE ((unsigned short)0x1000)
22 unsigned short pddat = 0; in nand_hwcontrol()
56 setbits_be16(&immr->im_ioport.iop_pddir, 0x1c00); in board_nand_init()
57 clrbits_be16(&immr->im_ioport.iop_pdpar, 0x1c00); in board_nand_init()
58 clrsetbits_be16(&immr->im_ioport.iop_pddat, 0x0c00, 0x1000); in board_nand_init()
64 return 0; in board_nand_init()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-omap3/
H A Domap.h16 #define SMX_APE_BASE 0x68000000
19 #define OMAP34XX_GPMC_BASE 0x6E000000
22 #define OMAP34XX_SMS_BASE 0x6C000000
25 #define OMAP34XX_SDRC_BASE 0x6D000000
30 #define OMAP34XX_CORE_L4_IO_BASE 0x48000000
31 #define OMAP34XX_WAKEUP_L4_IO_BASE 0x48300000
32 #define OMAP34XX_ID_L4_IO_BASE 0x4830A200
33 #define OMAP34XX_L4_PER 0x49000000
37 #define OMAP34XX_DMA4_BASE 0x48056000
40 #define OMAP34XX_CTRL_BASE (OMAP34XX_L4_IO_BASE + 0x2000)
[all …]
/OK3568_Linux_fs/kernel/arch/mips/include/asm/mach-ar7/
H A Dar7.h16 #define AR7_SDRAM_BASE 0x14000000
18 #define AR7_REGS_BASE 0x08610000
20 #define AR7_REGS_MAC0 (AR7_REGS_BASE + 0x0000)
21 #define AR7_REGS_GPIO (AR7_REGS_BASE + 0x0900)
22 /* 0x08610A00 - 0x08610BFF (512 bytes, 128 bytes / clock) */
23 #define AR7_REGS_POWER (AR7_REGS_BASE + 0x0a00)
24 #define AR7_REGS_CLOCKS (AR7_REGS_POWER + 0x80)
25 #define UR8_REGS_CLOCKS (AR7_REGS_POWER + 0x20)
26 #define AR7_REGS_UART0 (AR7_REGS_BASE + 0x0e00)
27 #define AR7_REGS_USB (AR7_REGS_BASE + 0x1200)
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/soc/qcom/
H A Drpmh-rsc.txt52 "drv-0", "drv-1", "drv-2" etc and "tcs-offset". The
91 For a TCS whose RSC base address is is 0x179C0000 and is at a DRV id of 2, the
92 register offsets for DRV2 start at 0D00, the register calculations are like
94 DRV0: 0x179C0000
95 DRV2: 0x179C0000 + 0x10000 = 0x179D0000
96 DRV2: 0x179C0000 + 0x10000 * 2 = 0x179E0000
97 TCS-OFFSET: 0xD00
102 reg = <0x179c0000 0x10000>,
103 <0x179d0000 0x10000>,
104 <0x179e0000 0x10000>;
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/boot/dts/
H A Dep88xc.dts19 #size-cells = <0>;
21 PowerPC,885@0 {
23 reg = <0x0>;
28 timebase-frequency = <0>;
29 bus-frequency = <0>;
30 clock-frequency = <0>;
38 reg = <0x0 0x0>;
45 reg = <0xfa200100 0x40>;
48 0x0 0x0 0xfc000000 0x4000000
49 0x3 0x0 0xfa000000 0x1000000
[all …]
/OK3568_Linux_fs/kernel/drivers/hwtracing/intel_th/
H A Dpti.h12 REG_PTI_CTL = 0x1c00,
15 #define PTI_EN BIT(0)
17 #define PTI_MODE 0xf0
20 #define PTI_CLKDIV 0x000f0000
21 #define PTI_PATGENMODE 0x00f00000
26 #define LPP_DEST_PTI BIT(0)
/OK3568_Linux_fs/kernel/drivers/bus/
H A Domap_l3_smx.h14 #define L3_COMPONENT 0x000
15 #define L3_CORE 0x018
16 #define L3_AGENT_CONTROL 0x020
17 #define L3_AGENT_STATUS 0x028
18 #define L3_ERROR_LOG 0x058
23 #define L3_ERROR_LOG_ADDR 0x060
26 #define L3_SI_CONTROL 0x020
27 #define L3_SI_FLAG_STATUS_0 0x510
31 #define L3_STATUS_0_MPUIA_BRST (shift << 0)
95 #define L3_SI_FLAG_STATUS_1 0x530
[all …]
/OK3568_Linux_fs/kernel/drivers/parport/
H A Dparport_serial.c25 titan_110l = 0,
98 dev->subsystem_device == 0x0299) in netmos_parallel_init()
106 * and serial ports. The form is 0x00PS, where <P> is the number of in netmos_parallel_init()
109 par->numports = (dev->subsystem_device & 0xf0) >> 4; in netmos_parallel_init()
114 return 0; in netmos_parallel_init()
121 /* netmos_9855 */ { 1, { { 0, -1 }, }, netmos_parallel_init },
122 /* netmos_9855_2p */ { 2, { { 0, -1 }, { 2, -1 }, } },
124 /* netmos_9900_2p */ {2, { { 0, 1 }, { 3, 4 }, } },
125 /* netmos_99xx_1p */ {1, { { 0, 1 }, } },
166 PCI_ANY_ID, PCI_ANY_ID, 0, 0, titan_110l },
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723cs/hal/phydm/
H A Dphydm_psd.c37 u32 psd_report = 0; in phydm_get_psd_data()
42 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff80000, psd_tone_idx & 0x7ff); in phydm_get_psd_data()
47 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(16), 0); in phydm_get_psd_data()
50 #if 0 in phydm_get_psd_data()
51 odm_set_bb_reg(dm, R_0x1e8c, 0x3ff, psd_tone_idx & 0x3ff); in phydm_get_psd_data()
58 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(18), 0); in phydm_get_psd_data()
62 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0xfff, psd_tone_idx); in phydm_get_psd_data()
66 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(28), 0); in phydm_get_psd_data()
69 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff, psd_tone_idx); in phydm_get_psd_data()
74 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(22), 0); in phydm_get_psd_data()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8723ds/hal/phydm/
H A Dphydm_psd.c37 u32 psd_report = 0; in phydm_get_psd_data()
42 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff80000, psd_tone_idx & 0x7ff); in phydm_get_psd_data()
47 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(16), 0); in phydm_get_psd_data()
50 #if 0 in phydm_get_psd_data()
51 odm_set_bb_reg(dm, R_0x1e8c, 0x3ff, psd_tone_idx & 0x3ff); in phydm_get_psd_data()
58 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(18), 0); in phydm_get_psd_data()
62 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0xfff, psd_tone_idx); in phydm_get_psd_data()
66 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(28), 0); in phydm_get_psd_data()
69 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff, psd_tone_idx); in phydm_get_psd_data()
74 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(22), 0); in phydm_get_psd_data()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8821cs/hal/phydm/
H A Dphydm_psd.c38 u32 psd_report = 0; in phydm_get_psd_data()
43 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff80000, psd_tone_idx & 0x7ff); in phydm_get_psd_data()
48 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(16), 0); in phydm_get_psd_data()
51 #if 0 in phydm_get_psd_data()
52 odm_set_bb_reg(dm, R_0x1e8c, 0x3ff, psd_tone_idx & 0x3ff); in phydm_get_psd_data()
59 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(18), 0); in phydm_get_psd_data()
63 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0xfff, psd_tone_idx); in phydm_get_psd_data()
67 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(28), 0); in phydm_get_psd_data()
70 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff, psd_tone_idx); in phydm_get_psd_data()
75 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(22), 0); in phydm_get_psd_data()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8821cs/hal/phydm/
H A Dphydm_psd.c37 u32 psd_report = 0; in phydm_get_psd_data()
42 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff80000, psd_tone_idx & 0x7ff); in phydm_get_psd_data()
47 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(16), 0); in phydm_get_psd_data()
50 #if 0 in phydm_get_psd_data()
51 odm_set_bb_reg(dm, R_0x1e8c, 0x3ff, psd_tone_idx & 0x3ff); in phydm_get_psd_data()
58 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(18), 0); in phydm_get_psd_data()
62 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0xfff, psd_tone_idx); in phydm_get_psd_data()
66 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(28), 0); in phydm_get_psd_data()
69 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff, psd_tone_idx); in phydm_get_psd_data()
74 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(22), 0); in phydm_get_psd_data()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8822cs/hal/phydm/
H A Dphydm_psd.c37 u32 psd_report = 0; in phydm_get_psd_data()
42 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff80000, psd_tone_idx & 0x7ff); in phydm_get_psd_data()
47 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(16), 0); in phydm_get_psd_data()
50 #if 0 in phydm_get_psd_data()
51 odm_set_bb_reg(dm, R_0x1e8c, 0x3ff, psd_tone_idx & 0x3ff); in phydm_get_psd_data()
58 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(18), 0); in phydm_get_psd_data()
62 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0xfff, psd_tone_idx); in phydm_get_psd_data()
66 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(28), 0); in phydm_get_psd_data()
69 odm_set_bb_reg(dm, dm_psd_table->psd_reg, 0x3ff, psd_tone_idx); in phydm_get_psd_data()
74 odm_set_bb_reg(dm, dm_psd_table->psd_reg, BIT(22), 0); in phydm_get_psd_data()
[all …]
/OK3568_Linux_fs/tools/linux/Firmware_Merger/
H A Dsetting-32M.ini2 #type can suppot 32 partiton types,0x0:undefined 0x1:Vendor 0x2:IDBlock ,bit3:bit31 are available
4 #Gpt_Enable 1:compact gpt,0:normal gpt
5 #Backup_Partition_Enable 0:no backup,1:backup
6 #Loader_Encrypt 0:no encrypt, 1:rc4, default:1
7 #IDB_Boot_Encrypt:0:no encrypt, 1:rc4, default:1
10 Gpt_Enable=0
13 Loader_Encrypt=0
20 PartOffset=0x40
21 PartSize=0x180
27 PartOffset=0x200
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/fsi/
H A Dibm,fsi2spi.yaml38 reg = <0x1c00 0x400>;
/OK3568_Linux_fs/kernel/drivers/edac/
H A Daltera_edac.h15 #define CV_CTLCFG_OFST 0x00
18 #define CV_CTLCFG_ECC_EN 0x400
19 #define CV_CTLCFG_ECC_CORR_EN 0x800
20 #define CV_CTLCFG_GEN_SB_ERR 0x2000
21 #define CV_CTLCFG_GEN_DB_ERR 0x4000
26 #define CV_DRAMADDRW_OFST 0x2C
29 #define DRAMADDRW_COLBIT_MASK 0x001F
30 #define DRAMADDRW_COLBIT_SHIFT 0
31 #define DRAMADDRW_ROWBIT_MASK 0x03E0
33 #define CV_DRAMADDRW_BANKBIT_MASK 0x1C00
[all …]
/OK3568_Linux_fs/kernel/arch/powerpc/kernel/
H A Dhead_8xx.S36 #if CONFIG_TASK_SIZE <= 0x80000000 && CONFIG_PAGE_OFFSET >= 0x80000000
37 /* By simply checking Address >= 0x80000000, we know if its a kernel address */
40 rlwinm \scratch, \addr, 16, 0xfff8
59 #define RPN_PATTERN 0x00f0
73 * r4: initrd_start or if no initrd then 0
74 * r5: initrd_end - unused if r4 is 0
131 EXCEPTION(0x100, Reset, system_reset_exception, EXC_XFER_STD)
134 . = 0x200
141 EXC_XFER_STD(0x200, machine_check_exception)
144 EXCEPTION(0x500, HardwareInterrupt, do_IRQ, EXC_XFER_LITE)
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dtonga_baco.c41 { CMD_WRITE, mmGPIOPAD_EN, 0, 0, 0, 0x0 },
42 { CMD_WRITE, mmGPIOPAD_PD_EN, 0, 0, 0, 0x0 },
43 { CMD_WRITE, mmGPIOPAD_PU_EN, 0, 0, 0, 0x0 },
44 { CMD_WRITE, mmGPIOPAD_MASK, 0, 0, 0, 0xff77ffff },
45 { CMD_WRITE, mmDC_GPIO_DVODATA_EN, 0, 0, 0, 0x0 },
46 { CMD_WRITE, mmDC_GPIO_DVODATA_MASK, 0, 0, 0, 0xffffffff },
47 { CMD_WRITE, mmDC_GPIO_GENERIC_EN, 0, 0, 0, 0x0 },
48 { CMD_READMODIFYWRITE, mmDC_GPIO_GENERIC_MASK, 0, 0, 0, 0x03333333 },
49 { CMD_WRITE, mmDC_GPIO_SYNCA_EN, 0, 0, 0, 0x0 },
50 { CMD_READMODIFYWRITE, mmDC_GPIO_SYNCA_MASK, 0, 0, 0, 0x00001111 }
[all …]
/OK3568_Linux_fs/kernel/sound/pci/ctxfi/
H A Dctmixer.h20 #define INIT_VOL 0x1c00
/OK3568_Linux_fs/kernel/drivers/mfd/
H A Dtimberdale.h23 #define TIMB_REV_MAJOR 0x00
24 #define TIMB_REV_MINOR 0x04
25 #define TIMB_HW_CONFIG 0x08
26 #define TIMB_SW_RST 0x40
29 #define TIMB_HW_CONFIG_SPI_8BIT 0x80
31 #define TIMB_HW_VER_MASK 0x0f
32 #define TIMB_HW_VER0 0x00
33 #define TIMB_HW_VER1 0x01
34 #define TIMB_HW_VER2 0x02
35 #define TIMB_HW_VER3 0x03
[all …]
/OK3568_Linux_fs/kernel/include/linux/mfd/wm8350/
H A Dsupply.h17 #define WM8350_BATTERY_CHARGER_CONTROL_1 0xA8
18 #define WM8350_BATTERY_CHARGER_CONTROL_2 0xA9
19 #define WM8350_BATTERY_CHARGER_CONTROL_3 0xAA
22 * R168 (0xA8) - Battery Charger Control 1
24 #define WM8350_CHG_ENA_R168 0x8000
25 #define WM8350_CHG_THR 0x2000
26 #define WM8350_CHG_EOC_SEL_MASK 0x1C00
27 #define WM8350_CHG_TRICKLE_TEMP_CHOKE 0x0200
28 #define WM8350_CHG_TRICKLE_USB_CHOKE 0x0100
29 #define WM8350_CHG_RECOVER_T 0x0080
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/
H A Dintel_pch.h19 PCH_NONE = 0, /* No PCH present */
34 #define INTEL_PCH_DEVICE_ID_MASK 0xff80
35 #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00
36 #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00
37 #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00
38 #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00
39 #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00
40 #define INTEL_PCH_WPT_DEVICE_ID_TYPE 0x8c80
41 #define INTEL_PCH_WPT_LP_DEVICE_ID_TYPE 0x9c80
42 #define INTEL_PCH_SPT_DEVICE_ID_TYPE 0xA100
[all …]
/OK3568_Linux_fs/u-boot/board/freescale/common/
H A Dcds_via.c18 pci_hose_write_config_byte(hose, dev, 0x48, 0x08); in mpc85xx_config_via()
23 pci_hose_write_config_byte(hose, dev, PCI_CACHE_LINE_SIZE, 0x08); in mpc85xx_config_via()
24 pci_hose_write_config_byte(hose, dev, PCI_LATENCY_TIMER, 0x80); in mpc85xx_config_via()
28 * open from 0x00000000-0x00001fff in PCI I/O space. in mpc85xx_config_via()
32 bridge = PCI_BDF(0,BRIDGE_ID,0); in mpc85xx_config_via()
33 pci_hose_write_config_byte(hose, bridge, PCI_IO_BASE, 0); in mpc85xx_config_via()
34 pci_hose_write_config_word(hose, bridge, PCI_IO_BASE_UPPER16, 0); in mpc85xx_config_via()
35 pci_hose_write_config_byte(hose, bridge, PCI_IO_LIMIT, 0x10); in mpc85xx_config_via()
36 pci_hose_write_config_word(hose, bridge, PCI_IO_LIMIT_UPPER16, 0); in mpc85xx_config_via()
50 pci_hose_write_config_dword(hose, dev, PCI_BASE_ADDRESS_0, 0x1ff8); in mpc85xx_config_via_usbide()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-stm32f4/
H A Dstm32.h19 #define STM32_SYSMEM_BASE 0x1FFF0000
21 #define STM32_GPIOA_BASE (STM32_AHB1PERIPH_BASE + 0x0000)
22 #define STM32_GPIOB_BASE (STM32_AHB1PERIPH_BASE + 0x0400)
23 #define STM32_GPIOC_BASE (STM32_AHB1PERIPH_BASE + 0x0800)
24 #define STM32_GPIOD_BASE (STM32_AHB1PERIPH_BASE + 0x0C00)
25 #define STM32_GPIOE_BASE (STM32_AHB1PERIPH_BASE + 0x1000)
26 #define STM32_GPIOF_BASE (STM32_AHB1PERIPH_BASE + 0x1400)
27 #define STM32_GPIOG_BASE (STM32_AHB1PERIPH_BASE + 0x1800)
28 #define STM32_GPIOH_BASE (STM32_AHB1PERIPH_BASE + 0x1C00)
29 #define STM32_GPIOI_BASE (STM32_AHB1PERIPH_BASE + 0x2000)
[all …]
/OK3568_Linux_fs/kernel/sound/pci/hda/
H A Dhp_x360_helper.c10 { 0x17, 0x90170110 }, in alc295_fixup_hp_top_speakers()
14 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x0000), WRITE_COEF(0x28, 0x0000), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
15 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x003f), WRITE_COEF(0x28, 0x1000), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
16 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x0004), WRITE_COEF(0x28, 0x0600), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
17 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006a), WRITE_COEF(0x28, 0x0006), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
18 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006c), WRITE_COEF(0x28, 0xc0c0), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
19 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x0008), WRITE_COEF(0x28, 0xb000), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
20 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x002e), WRITE_COEF(0x28, 0x0800), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
21 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006a), WRITE_COEF(0x28, 0x00c1), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
22 …WRITE_COEF(0x24, 0x0012), WRITE_COEF(0x26, 0x006c), WRITE_COEF(0x28, 0x0320), WRITE_COEF(0x29, 0xb… in alc295_fixup_hp_top_speakers()
[all …]

12345678910>>...18