Home
last modified time | relevance | path

Searched refs:eXcDualDdrType (Results 1 – 4 of 4) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_sc.c7908 MIU_DDR_TYPE eXcDdrType = E_MIU_DDR3,eXcDualDdrType = E_MIU_DDR3; in MHal_XC_Get_CMA_UsingCondition() local
7993 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
7999 if((eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()
8017 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
8023 if((eXcDdrType == E_MIU_DDR4) || (eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_sc.c7931 MIU_DDR_TYPE eXcDdrType = E_MIU_DDR3,eXcDualDdrType = E_MIU_DDR3; in MHal_XC_Get_CMA_UsingCondition() local
8016 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
8022 if((eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()
8040 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
8046 if((eXcDdrType == E_MIU_DDR4) || (eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_sc.c8196 MIU_DDR_TYPE eXcDdrType = E_MIU_DDR3,eXcDualDdrType = E_MIU_DDR3; in MHal_XC_Get_CMA_UsingCondition() local
8281 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
8287 if((eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()
8305 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
8311 if((eXcDdrType == E_MIU_DDR4) || (eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_sc.c8197 MIU_DDR_TYPE eXcDdrType = E_MIU_DDR3,eXcDualDdrType = E_MIU_DDR3; in MHal_XC_Get_CMA_UsingCondition() local
8282 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
8288 if((eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()
8306 … bRet = MDrv_MIU_GetDramType(CMA_Pool_Init_PARAM_temp[CMA_XC_COBUFF_MEM].miu,&eXcDualDdrType); in MHal_XC_Get_CMA_UsingCondition()
8312 if((eXcDdrType == E_MIU_DDR4) || (eXcDualDdrType == E_MIU_DDR4)) in MHal_XC_Get_CMA_UsingCondition()