Home
last modified time | relevance | path

Searched refs:VSYNC_BRIGE_SHM_ADDR (Results 1 – 11 of 11) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/
H A DfwHVD_if.h188 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
191 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
304 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DfwHVD_if.h228 #define VSYNC_BRIGE_SHM_ADDR 0xCFA00 macro
232 #define VSYNC_BRIGE_SHM_ADDR 0xBFA00 macro
354 #define VSYNC_BRIGE_SHM_ADDR 0xFFA00 macro