| /utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/ |
| H A D | mhal_pq.c | 655 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 682 SRAM4_IHC[cont4++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table() 689 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table() 704 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() 743 SRAM4_IHC[cont4]=data; in Hal_PQ_set_sram_ihc_crd_table() 771 _Hal_PQ_set_sram_ihc_crd_table(&SRAM4_IHC[0], 3, cont4); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/ |
| H A D | mhal_pq.c | 657 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 684 SRAM4_IHC[cont4++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table() 691 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table() 706 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() 745 SRAM4_IHC[cont4]=data; in Hal_PQ_set_sram_ihc_crd_table() 773 _Hal_PQ_set_sram_ihc_crd_table(&SRAM4_IHC[0], 3, cont4); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/ |
| H A D | mhal_pq.c | 655 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 682 SRAM4_IHC[cont4++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table() 689 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table() 704 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() 743 SRAM4_IHC[cont4]=data; in Hal_PQ_set_sram_ihc_crd_table() 771 _Hal_PQ_set_sram_ihc_crd_table(&SRAM4_IHC[0], 3, cont4); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/curry/pq/ |
| H A D | mhal_pq.c | 655 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 682 SRAM4_IHC[cont4++] = u32Addr[u16Index]; in Hal_PQ_set_sram_ihc_crd_table() 689 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table() 704 MS_U8 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() 743 SRAM4_IHC[cont4]=data; in Hal_PQ_set_sram_ihc_crd_table() 771 _Hal_PQ_set_sram_ihc_crd_table(&SRAM4_IHC[0], 3, cont4); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/xc/drv/ace/ |
| H A D | drvACE.c | 958 MS_U16 SRAM4_IHC[MAX_SRAM_SIZE]; in MDrv_XC_ACE_Set_IHC_SRAM() local 963 memset(SRAM4_IHC, 0, sizeof(SRAM4_IHC)); in MDrv_XC_ACE_Set_IHC_SRAM() 998 SRAM4_IHC[cont4]=data; in MDrv_XC_ACE_Set_IHC_SRAM() 1025 Hal_ACE_Set_IHC_SRAM(pInstance, &SRAM4_IHC[0], 3, cont4); in MDrv_XC_ACE_Set_IHC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/mooney/pq/ |
| H A D | mhal_pq.c | 842 MS_U16 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 878 SRAM4_IHC[cont4] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table() 887 _Hal_PQ_set_sram_ihc_crd_table(pInstance, &SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/ |
| H A D | mhal_pq.c | 726 MS_U16 SRAM4_IHC[MAX_SRAM_SIZE] = {0}; in Hal_PQ_set_sram_ihc_crd_table() local 762 SRAM4_IHC[cont4] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table() 771 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/ |
| H A D | mhal_pq.c | 1161 MS_U16 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 1197 SRAM4_IHC[cont4] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table() 1206 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/M7621/pq/ |
| H A D | mhal_pq.c | 1161 MS_U16 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 1197 SRAM4_IHC[cont4] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table() 1206 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/ |
| H A D | mhal_pq.c | 1161 MS_U16 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 1197 SRAM4_IHC[cont4] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table() 1206 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/ |
| H A D | mhal_pq.c | 1161 MS_U16 SRAM4_IHC[MAX_SRAM_SIZE]; in Hal_PQ_set_sram_ihc_crd_table() local 1197 SRAM4_IHC[cont4] = (u32Addr[u16Index]); in Hal_PQ_set_sram_ihc_crd_table() 1206 _Hal_PQ_set_sram_ihc_crd_table(pInstance,&SRAM4_IHC[0], 3, SRAM4_IHC_COUNT); in Hal_PQ_set_sram_ihc_crd_table()
|