Home
last modified time | relevance | path

Searched refs:SFSH_CHIP_SEL_RIU (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/flash/hal/maldives/flash/serial/
H A DregSERFLASH.h219 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/manhattan/flash/serial/
H A DregSERFLASH.h212 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3606 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/macan/flash/serial/
H A DregSERFLASH.h212 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3568 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/messi/flash/serial/
H A DregSERFLASH.h213 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3578 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/maxim/flash/serial/
H A DregSERFLASH.h212 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3605 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/maserati/flash/serial/
H A DregSERFLASH.h212 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3605 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/M7821/flash/serial/
H A DregSERFLASH.h212 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3605 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/M7621/flash/serial/
H A DregSERFLASH.h212 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3605 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/mainz/flash/serial/
H A DregSERFLASH.h213 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3578 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/mooney/flash/serial/
H A DregSERFLASH.h212 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c3568 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/k6lite/flash/serial/
H A DregSERFLASH.h221 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/kano/flash/serial/
H A DregSERFLASH.h221 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
H A DhalSERFLASH.c2120 …ISP_WRITE_MASK(REG_ISP_CHIP_SEL, SFSH_CHIP_SEL_RIU, SFSH_CHIP_SEL_MODE_SEL_MASK); // For DMA only in HAL_SERFLASH_DMA()
/utopia/UTPA2-700.0.x/modules/flash/hal/curry/flash/serial/
H A DregSERFLASH.h221 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/k6/flash/serial/
H A DregSERFLASH.h221 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mustang/flash/serial/
H A DregSERFLASH.h220 #define SFSH_CHIP_SEL_RIU BITS(7:7, 1) // 0x0080 macro

12