Home
last modified time | relevance | path

Searched refs:SFSH_CHIP_2XREAD_MASK (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/flash/hal/maldives/flash/serial/
H A DregSERFLASH.h229 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mooney/flash/serial/
H A DhalSERFLASH.c1384 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1388 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4261 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4265 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h222 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7621/flash/serial/
H A DhalSERFLASH.c1421 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1425 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4298 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4302 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h222 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mainz/flash/serial/
H A DhalSERFLASH.c1392 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1396 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4271 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4275 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h223 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maserati/flash/serial/
H A DhalSERFLASH.c1421 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1425 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4298 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4302 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h222 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7821/flash/serial/
H A DhalSERFLASH.c1421 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1425 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4298 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4302 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h222 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/messi/flash/serial/
H A DhalSERFLASH.c1392 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1396 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4271 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4275 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h223 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maxim/flash/serial/
H A DhalSERFLASH.c1421 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1425 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4298 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4302 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h222 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/macan/flash/serial/
H A DhalSERFLASH.c1384 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1388 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4261 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4265 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h222 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/manhattan/flash/serial/
H A DhalSERFLASH.c1422 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1426 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
4299 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
4303 QSPI_WRITE_MASK(REG_ISP_SPI_MODE, SFSH_CHIP_2XREAD_DADD_ENABLE, SFSH_CHIP_2XREAD_MASK); in HAL_SERFLASH_SelectReadMode()
H A DregSERFLASH.h222 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/k6lite/flash/serial/
H A DregSERFLASH.h231 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/kano/flash/serial/
H A DregSERFLASH.h231 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
H A DhalSERFLASH.c1235 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DADD_ENABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
1239 QSPI_WRITE_MASK(REG_ISP_SPI_MODE,SFSH_CHIP_2XREAD_DISABLE,SFSH_CHIP_2XREAD_MASK); in _HAL_ISP_2XMode()
/utopia/UTPA2-700.0.x/modules/flash/hal/curry/flash/serial/
H A DregSERFLASH.h231 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/k6/flash/serial/
H A DregSERFLASH.h231 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mustang/flash/serial/
H A DregSERFLASH.h230 #define SFSH_CHIP_2XREAD_MASK BMASK(1:1) // SPI CMD [0xBB] macro

12