Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_74_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_dcs_tbl.c138 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
158 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
162 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
182 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
186 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
254 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
274 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
278 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
298 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
302 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_dcs_tbl.c138 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
158 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
162 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
182 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
186 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
254 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
274 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
278 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
298 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
302 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_dcs_tbl.c138 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
158 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
162 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
182 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
186 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
254 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
274 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
278 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
298 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
302 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_dcs_tbl.c138 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
158 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
162 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
182 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x28/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
186 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x29/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
254 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
274 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
278 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
298 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2A/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
302 { DRV_DCS_REG(REG_TC_VE_ENC2_74_L), 0xFF, 0x2B/*ALL*/, E_DCSST_IS_NOT_ACTIVITIVE_KEYBYTE, NULL},
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h974 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro
H A Dmdrv_dcs_tbl.h1075 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h974 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro
H A Dmdrv_dcs_tbl.h1075 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h974 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro
H A Dmdrv_dcs_tbl.h1075 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h974 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro
H A Dmdrv_dcs_tbl.h1075 #define REG_TC_VE_ENC2_74_L (REG_TC_VE_ENC2_BASE + 0xE8) macro