Home
last modified time | relevance | path

Searched refs:REG_TC_P2I_BK2_18_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c240 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1837 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2368 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2899 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3434 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3969 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4500 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
5032 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c232 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
757 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1286 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1811 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2336 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2861 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3390 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3919 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4444 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4969 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c240 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
771 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1837 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2368 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2899 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3434 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3969 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4500 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
5031 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c235 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
745 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1259 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1769 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2279 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2789 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3303 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3817 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4327 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4837 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6533 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c235 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
745 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1259 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1769 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2279 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2789 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3303 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3817 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4327 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4837 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6533 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c232 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
757 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1286 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1811 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2336 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2861 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3390 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3919 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4444 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4969 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c235 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
745 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1259 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1769 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2279 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2789 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3303 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3817 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4327 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4837 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6533 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c235 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
745 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1259 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
1769 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2279 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
2789 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3303 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
3817 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4327 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
4837 { DRV_DAC_REG(REG_TC_P2I_BK2_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6533 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h2851 #define REG_TC_P2I_BK2_18_H _PK_H_(0x2, 0x18) macro