Home
last modified time | relevance | path

Searched refs:REG_TC_LPLL_0D_L (Results 1 – 25 of 38) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c9198 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9746 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10294 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10842 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11390 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11938 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12484 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13030 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13576 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
14122 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c9095 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9637 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10179 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10721 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11263 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11805 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12345 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12885 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13425 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13965 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c9197 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9745 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10293 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10841 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11389 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11937 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12483 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13029 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13575 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
14121 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c8764 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9289 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9814 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10339 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10864 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11389 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11914 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12439 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12964 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13489 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c8764 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9289 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9814 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10339 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10864 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11389 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11914 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12439 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12964 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13489 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c9095 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9637 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10179 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10721 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11263 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11805 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12345 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12885 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13425 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13965 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c8764 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9289 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9814 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10339 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10864 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11389 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11914 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12439 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12964 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13489 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c8764 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9289 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
9814 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10339 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
10864 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11389 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
11914 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12439 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
12964 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
13489 { DRV_DAC_REG(REG_TC_LPLL_0D_L), 0x04, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
H A Dmdrv_dac_tbl.h1286 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h1166 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h1166 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h1166 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
H A Dmdrv_dac_tbl.h1286 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h1166 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h1168 #define REG_TC_LPLL_0D_L (REG_TC_LPLL_BASE + 0x1A) macro

12