Home
last modified time | relevance | path

Searched refs:REG_TC_LPLL_0A_L (Results 1 – 25 of 38) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c9187 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9735 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10283 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10831 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11379 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11927 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12473 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13019 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13565 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
14111 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c9084 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9626 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10168 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10710 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11252 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11794 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12334 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12874 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13414 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13954 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c9186 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9734 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10282 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10830 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11378 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11926 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12472 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13018 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13564 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
14110 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c8753 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9278 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9803 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10328 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10853 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11378 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11903 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12428 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12953 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13478 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c8753 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9278 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9803 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10328 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10853 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11378 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11903 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12428 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12953 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13478 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c9084 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9626 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10168 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10710 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11252 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11794 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12334 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12874 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13414 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13954 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c8753 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9278 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9803 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10328 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10853 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11378 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11903 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12428 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12953 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13478 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c8753 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9278 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
9803 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10328 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
10853 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11378 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
11903 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12428 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
12953 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
13478 { DRV_DAC_REG(REG_TC_LPLL_0A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
H A Dmdrv_dac_tbl.h1280 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h1160 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h1160 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h1160 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
H A Dmdrv_dac_tbl.h1280 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h1160 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h1162 #define REG_TC_LPLL_0A_L (REG_TC_LPLL_BASE + 0x14) macro

12