Home
last modified time | relevance | path

Searched refs:REG_TC_LPLL_00_H (Results 1 – 25 of 38) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c9200 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9748 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10296 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10844 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11392 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11940 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12486 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13032 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13578 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
14124 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c9097 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9639 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10181 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10723 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11265 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11807 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12347 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12887 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13427 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13967 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c9199 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9747 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10295 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10843 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11391 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11939 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12485 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13031 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13577 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
14123 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c8766 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9291 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9816 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10341 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10866 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11391 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11916 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12441 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12966 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13491 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c8766 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9291 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9816 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10341 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10866 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11391 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11916 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12441 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12966 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13491 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c9097 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9639 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10181 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10723 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11265 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11807 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12347 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12887 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13427 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13967 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c8766 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9291 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9816 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10341 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10866 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11391 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11916 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12441 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12966 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13491 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c8766 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9291 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
9816 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10341 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
10866 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11391 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
11916 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12441 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
12966 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
13491 { DRV_DAC_REG(REG_TC_LPLL_00_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
H A Dmdrv_dac_tbl.h1261 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h1141 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h1141 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h1141 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
H A Dmdrv_dac_tbl.h1261 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h1141 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h1143 #define REG_TC_LPLL_00_H (REG_TC_LPLL_BASE + 0x01) macro

12