Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_7B_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3532 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4067 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4598 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
5130 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2434 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4542 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
5067 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c338 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3532 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4067 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4598 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
5129 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6988 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6988 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2434 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4542 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
5067 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6988 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
1867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
2887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
3915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
4935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7B_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6988 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3306 #define REG_TC_HDGEN_BK1_7B_H _PK_H_(0x1, 0x7B) macro