Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_7A_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4064 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4595 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
5127 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1906 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2431 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3485 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4539 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
5064 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c335 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4064 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4595 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
5126 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6985 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6985 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c327 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1906 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2431 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3485 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4539 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
5064 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6985 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c330 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
1354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x19/*ALL*/, },
1864 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
2884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
3912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
4932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_L), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6985 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3303 #define REG_TC_HDGEN_BK1_7A_L _PK_L_(0x1, 0x7A) macro