Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_7A_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3530 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4596 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
5128 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4540 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
5065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c336 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3530 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4596 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
5127 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6986 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6986 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c328 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4540 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
5065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6986 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
841 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
1355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x03/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
2885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
3913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
4933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_7A_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6986 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3304 #define REG_TC_HDGEN_BK1_7A_H _PK_H_(0x1, 0x7A) macro