Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_67_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
950 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1485 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2547 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3078 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3613 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4148 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4679 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5211 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1465 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1990 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2515 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3040 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3569 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4098 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4623 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5148 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
950 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1485 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2547 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3078 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3613 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4148 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4679 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5210 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
2968 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6947 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
2968 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6947 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1465 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1990 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2515 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3040 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3569 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4098 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4623 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5148 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
2968 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6947 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c414 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
1948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
2458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
2968 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
3996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x5c/*ALL*/, },
4506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
5016 { DRV_DAC_REG(REG_TC_HDGEN_BK1_67_L), 0xFF, 0x50/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6947 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3265 #define REG_TC_HDGEN_BK1_67_L _PK_L_(0x1, 0x67) macro