Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_66_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2545 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3076 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3611 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4146 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4677 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5209 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c409 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
934 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1988 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2513 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3038 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3567 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4096 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4621 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5146 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2545 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3076 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3611 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4146 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4677 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5208 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1436 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
2966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6945 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1436 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
2966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6945 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c409 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
934 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1988 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2513 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3038 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3567 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4096 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4621 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5146 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1436 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
2966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6945 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1436 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
1946 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
2966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
3994 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xdc/*ALL*/, },
4504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
5014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_L), 0xFF, 0xd0/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6945 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3263 #define REG_TC_HDGEN_BK1_66_L _PK_L_(0x1, 0x66) macro