Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_66_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1484 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2546 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3077 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3612 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4147 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4678 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5210 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3568 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4097 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4622 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5147 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1484 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2546 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3077 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3612 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4147 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4678 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5209 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3481 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4505 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6946 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3481 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4505 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6946 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3568 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4097 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4622 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5147 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3481 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4505 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6946 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1437 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
2967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3481 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
3995 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
4505 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
5015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_66_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6946 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3264 #define REG_TC_HDGEN_BK1_66_H _PK_H_(0x1, 0x66) macro