Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_65_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2544 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3075 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3610 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4145 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4676 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5208 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3037 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3566 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4095 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4620 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5145 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2544 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3075 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3610 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4145 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4676 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5207 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2455 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2965 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6944 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2455 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2965 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6944 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3037 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3566 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4095 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4620 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5145 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2455 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2965 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6944 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c411 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
921 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
1945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2455 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
2965 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
3993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
4503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
5013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_65_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6944 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3262 #define REG_TC_HDGEN_BK1_65_H _PK_H_(0x1, 0x65) macro