Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_63_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2540 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3071 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3606 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4141 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4672 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5204 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3562 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4091 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4616 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5141 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2540 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3071 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3606 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4141 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4672 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5203 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1431 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
2961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4499 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6940 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1431 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
2961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4499 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6940 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3562 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4091 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4616 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5141 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1431 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
2961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4499 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6940 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1431 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
1941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
2451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
2961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x00/*ALL*/, },
4499 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
5009 { DRV_DAC_REG(REG_TC_HDGEN_BK1_63_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6940 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3258 #define REG_TC_HDGEN_BK1_63_H _PK_H_(0x1, 0x63) macro