Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_61_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1473 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2535 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3066 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3601 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4136 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4667 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5199 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3028 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3557 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4086 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4611 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5136 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1473 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2535 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3066 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3601 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4136 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4667 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5198 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4494 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6935 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4494 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6935 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
924 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2503 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3028 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3557 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4086 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4611 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5136 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4494 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6935 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
1936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
2446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
2956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
3984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x00/*ALL*/, },
4494 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
5004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_L), 0xFF, 0x8c/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6935 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3253 #define REG_TC_HDGEN_BK1_61_L _PK_L_(0x1, 0x61) macro