Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_61_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2536 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3067 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3602 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4137 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4668 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5200 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3029 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3558 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4612 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5137 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2536 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3067 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3602 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4137 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4668 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5199 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4495 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6936 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4495 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6936 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3029 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3558 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4612 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5137 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4495 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6936 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
1937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
2957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
3985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
4495 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
5005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_61_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6936 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3254 #define REG_TC_HDGEN_BK1_61_H _PK_H_(0x1, 0x61) macro