Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_60_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c405 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2533 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3064 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3599 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4134 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4665 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5197 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2501 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3026 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3555 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4084 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4609 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5134 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c405 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2533 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3064 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3599 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4134 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4665 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5196 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1934 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
2954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6933 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1934 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
2954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6933 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
922 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2501 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3026 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3555 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4084 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4609 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5134 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1934 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
2954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6933 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
1934 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
2444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
2954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
3982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x00/*ALL*/, },
4492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
5002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_L), 0xFF, 0x45/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6933 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3251 #define REG_TC_HDGEN_BK1_60_L _PK_L_(0x1, 0x60) macro