Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_60_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1472 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2534 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3600 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4135 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4666 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5198 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2502 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3027 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4610 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5135 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1472 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2534 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3065 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3600 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4135 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4666 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5197 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
2955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6934 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
2955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6934 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
923 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2502 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3027 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4610 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5135 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
2955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6934 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
2445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
2955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x00/*ALL*/, },
4493 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
5003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_60_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6934 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3252 #define REG_TC_HDGEN_BK1_60_H _PK_H_(0x1, 0x60) macro