Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_5D_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
930 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1465 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2527 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3058 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3593 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4128 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4659 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
5191 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1970 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2495 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3020 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3549 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4078 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4603 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
5128 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
930 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1465 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2527 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3058 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3593 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4128 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4659 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
5190 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
2948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
4996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6927 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
2948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
4996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6927 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1970 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2495 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3020 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3549 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4078 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4603 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
5128 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
2948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
4996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6927 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c394 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
1928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
2438 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
2948 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
3976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x51/*ALL*/, },
4486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
4996 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_L), 0xFF, 0x42/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6927 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3245 #define REG_TC_HDGEN_BK1_5D_L _PK_L_(0x1, 0x5D) macro