Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_5D_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2528 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3059 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3594 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4129 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4660 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
5192 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2496 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3550 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4604 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
5129 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2528 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3059 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3594 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4129 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4660 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
5191 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4487 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6928 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4487 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6928 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c392 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1971 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2496 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3550 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4079 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4604 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
5129 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4487 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6928 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
2949 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
3977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4487 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
4997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5D_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6928 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3246 #define REG_TC_HDGEN_BK1_5D_H _PK_H_(0x1, 0x5D) macro