Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_5B_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c396 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2524 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3590 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4125 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4656 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
5188 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3546 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4075 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4600 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
5125 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c396 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2524 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3590 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4125 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4656 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
5187 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
2945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3459 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
4993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6924 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
2945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3459 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
4993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6924 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3546 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4075 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4600 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
5125 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
2945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3459 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
4993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6924 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
2435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
2945 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3459 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x00/*ALL*/, },
4483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
4993 { DRV_DAC_REG(REG_TC_HDGEN_BK1_5B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6924 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3242 #define REG_TC_HDGEN_BK1_5B_H _PK_H_(0x1, 0x5B) macro