Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_58_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1455 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1986 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2517 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3048 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3583 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4118 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4649 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
5181 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
906 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1960 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2485 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3010 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3539 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4068 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4593 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
5118 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1455 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1986 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2517 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3048 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3583 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4118 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4649 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
5180 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
2938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
4986 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6917 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
2938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
4986 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6917 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
906 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1960 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2485 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3010 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3539 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4068 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4593 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
5118 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
2938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
4986 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6917 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
1918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
2428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
2938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
3966 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x00/*ALL*/, },
4476 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
4986 { DRV_DAC_REG(REG_TC_HDGEN_BK1_58_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6917 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3235 #define REG_TC_HDGEN_BK1_58_L _PK_L_(0x1, 0x58) macro