Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_57_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2515 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3046 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3581 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4116 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4647 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
5179 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1433 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
3008 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
3537 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4066 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4591 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
5116 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2515 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3046 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3581 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4116 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4647 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
5178 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
2936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3964 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
4984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6915 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
2936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3964 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
4984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6915 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
904 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1433 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2483 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
3008 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
3537 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4066 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4591 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
5116 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
2936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3964 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
4984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6915 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
1916 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
2426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
2936 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
3964 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x1d/*ALL*/, },
4474 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
4984 { DRV_DAC_REG(REG_TC_HDGEN_BK1_57_L), 0xFF, 0x4a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6915 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3233 #define REG_TC_HDGEN_BK1_57_L _PK_L_(0x1, 0x57) macro