Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_55_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2511 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3042 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3577 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4112 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4643 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
5175 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
900 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1429 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
3004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
3533 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4062 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4587 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
5112 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
914 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2511 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3042 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3577 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4112 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4643 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
5174 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
888 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
2932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3960 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
4980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6911 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
888 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
2932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3960 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
4980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6911 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
900 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1429 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1954 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
3004 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
3533 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4062 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4587 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
5112 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
888 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
2932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3960 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
4980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6911 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c378 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
888 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
1912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
2932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3446 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
3960 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x1d/*ALL*/, },
4470 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
4980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_L), 0xFF, 0x2a/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6911 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3229 #define REG_TC_HDGEN_BK1_55_L _PK_L_(0x1, 0x55) macro