Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_54_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2509 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3040 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3575 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4110 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4641 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
5173 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
898 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1952 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2477 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3531 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4060 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4585 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
5110 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
912 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2509 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3040 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3575 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4110 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4641 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
5172 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
2930 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
4978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6909 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
2930 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
4978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6909 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
898 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1952 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2477 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3531 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4060 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4585 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
5110 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
2930 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
4978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6909 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
886 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
1910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
2420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
2930 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
3958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x00/*ALL*/, },
4468 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
4978 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_L), 0xFF, 0x11/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6909 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3227 #define REG_TC_HDGEN_BK1_54_L _PK_L_(0x1, 0x54) macro