Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_51_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3035 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3570 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4105 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4636 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
5168 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c368 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2472 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3526 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4580 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
5105 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3035 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3570 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4105 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4636 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
5167 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6904 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6904 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c368 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2472 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2997 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3526 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4055 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4580 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
5105 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6904 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
1905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2415 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3439 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
3953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4463 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
4973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_51_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6904 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3222 #define REG_TC_HDGEN_BK1_51_H _PK_H_(0x1, 0x51) macro