Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_4E_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1436 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3029 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3564 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4099 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4630 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
5162 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2991 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4049 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4574 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
5099 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1436 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3029 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3564 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4099 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4630 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
5161 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2409 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3433 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6898 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2409 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3433 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6898 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1416 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2991 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4049 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4574 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
5099 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2409 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3433 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6898 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c365 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
1899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2409 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
2919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3433 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
3947 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
4967 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6898 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3216 #define REG_TC_HDGEN_BK1_4E_H _PK_H_(0x1, 0x4E) macro