Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_4C_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c366 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2494 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3025 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3560 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4095 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4626 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
5158 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
2987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3516 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4045 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4570 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
5095 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c366 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
897 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2494 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3025 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3560 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4095 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4626 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
5157 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1385 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2405 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3429 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
4963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6894 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1385 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2405 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3429 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
4963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6894 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1412 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
2987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3516 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4045 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4570 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
5095 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1385 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2405 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3429 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
4963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6894 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1385 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
1895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
2405 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3429 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
3943 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x00/*ALL*/, },
4453 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
4963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4C_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6894 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3212 #define REG_TC_HDGEN_BK1_4C_H _PK_H_(0x1, 0x4C) macro