Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_4B_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3023 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3558 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4093 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4624 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
5156 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4568 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
5093 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c364 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
895 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2492 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3023 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3558 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4093 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4624 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
5155 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6892 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6892 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2460 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2985 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3514 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4568 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
5093 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6892 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c359 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
869 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1383 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
1893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
2913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
3941 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
4961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4B_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6892 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3210 #define REG_TC_HDGEN_BK1_4B_H _PK_H_(0x1, 0x4B) macro