Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_47_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2484 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3550 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4616 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
5148 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
2977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4035 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4560 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
5085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2484 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3015 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3550 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4616 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
5147 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
2905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
4953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6884 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
2905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
4953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6884 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
873 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1402 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1927 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
2977 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3506 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4035 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4560 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
5085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
2905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
4953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6884 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
861 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1375 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
1885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
2395 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
2905 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
3933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x00/*ALL*/, },
4443 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
4953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_47_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6884 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3202 #define REG_TC_HDGEN_BK1_47_H _PK_H_(0x1, 0x47) macro