Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_46_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3548 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4083 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4614 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
5146 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c346 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
2975 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4558 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
5083 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
885 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1420 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2482 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3013 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3548 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4083 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4614 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
5145 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4441 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
4951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6882 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4441 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
4951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6882 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c346 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
2975 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3504 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4558 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
5083 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4441 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
4951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6882 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c349 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
859 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1373 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
1883 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
2393 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
2903 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
3931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x00/*ALL*/, },
4441 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
4951 { DRV_DAC_REG(REG_TC_HDGEN_BK1_46_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6882 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3200 #define REG_TC_HDGEN_BK1_46_H _PK_H_(0x1, 0x46) macro